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A Systematic Approach to Determining the Duty
Cycle for Regenerative Comparator Used in WSN
Dipak S. Marathe and Uday P. Khot
Abstract—A low power regenerative comparator is very useful
in Successive Approximation Register (SAR) type Analog to
Digital Converter (ADC) for a Wireless Sensor Node (WSN).
A regenerative type comparator generates output pulses by
comparing input with a reference input. This paper deals
with control of a power with an adjustable duty cycle. The
regenerative comparator with an adjustable duty cycle and a
positive feedback of a latch will help in improving accuracy, speed
and also in achieving the less power consumption. The optimum
value of a duty cycle is determined with metastability timing
constraints. The proposed low power regenerative comparator
circuit is designed and simulated by using TSMC 180 nm CMOS
technology. The comparator consumes power as low as 298.54 nW
with a regenerative time 264 ps at 1 V power supply.
Keywords—SAR, ADC, WSN, regenerative comparator,
metastability
I. INTRODUCTION
ONE of the power consuming component in WSN iscomparator [1]. Many researcher have derived low power
comparator for WSN [2] − [4] . All these techniques though
leading to low power consumption they may be time con-
suming because of random choice of duty cycle. To have an
energy-limited use in wireless sensor networks require a low
power comparator logic for ADC to extend the product life
[5] − [7].
In [8], a dynamic comparator is more accurate due to
modified digital foreground technique that uses a small size
transistor which leads to less non-linearity in switching capac-
itor array. The auxiliary capacitor array and digital foreground
technique are used to generate comparison levels due to which
this technique will consume more power and leads to less
speed. The dynamic latch comparator used in [9] has low
power consumption, and it is more accurate due to the common
mode voltage kept at mid-rail voltage value. Therefore, the
comparator offset appears as a static offset. This offset does
not affect accuracy, but the input voltage range decreases. Due
to a decrease in the input differential voltage, the regeneration
time goes towards infinity causing less speed. In [10], a two-
stage dynamic comparator with the first stage as an amplifier
and second stage as a latch. This dynamic logic reduces the
significant amount of power due to lower sampling rate 1
KS/s. The monotonic switching sequence used in [10] will
induce a dynamic offset due to charge injection of a capacitor,
and therefore the accuracy and speed are getting affected.
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All these techniques have either low power consumption or
more precision with less speed. None of these techniques
have achieved all three parameters i.e. low power, high speed,
and more accuracy simultaneously. This paper deals with
systematic approach to determining optimum duty cycle for
deriving high speed, low power regenerative comparator.
II. METHODOLOGY
The duty cycle has a direct relationship with the average
power consumed. A comparator uses a clock signal, i.e.,
variation in the period of a clock varies the power. The
optimum duty cycle defined as the ratio of the active or on-
period to the total pulse width. The non-linear behavior of
timing constraints (TS , TH ) i.e. setup and hold time will affect
the power consumption. The optimum time is determined
using minimum and maximum TS , TH . This timing constraint
will insert additional stages of a register and dissipating
extra power. Therefore, to determine the appropriate timing
constraints for a valid range is considered i.e. (TS,r, TH,r)
III. SAR ADC
As wireless sensor node is a battery operated node and
most of the time it is in the sleep mode. When there is
an activity in the vicinity of a node, it will wake-up. Next,
to the processor, the ADC will consume more power. So
to save energy in the wireless node, an ultra-low power
comparator part of a SAR ADC is proposed. The conventional
architecture [5] of a SAR type ADC has demonstrated in
Fig. 1. It has three entities namely a comparator, SAR logic
either synchronous, asynchronous or mixed mode and current
or voltage mode type DAC. The comparator performs the
comparison of analog input with the reference signal coming
from DAC. The comparator output generates square pulses.
A SAR logic shifts and counts these pulses. The DAC is
converting back digital pulses to the analog reference signal
of a comparator. The critical time (Tcritical) is the worst case
delay for one-bit conversion shown in Eq. (1), and defined as
the summation of comparator time, SAR logic, and conversion
time of a DAC. Where the comparator time (tcomp) is the
minimum cycle time required to convert the input signal into
pulses. The SAR logic time (tlogic) is the conversion time to
count these pulses using SAR logic, and the time required to
complete its conversion from digital to analog is express as
DAC time (tDAC). The simplified version of critical time has
found using Eq. (2).
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Fig. 1. Conventional SAR ADC architecture [5, Modified]
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Fig. 2. Schematic View of CMOS Dynamic Comparator
Tcritical = tcomp + tlogic + tDAC (1)
Tcritical = tmincycletime + tpd(min) + tDACsettle (2)
The Eq. (1) can rewrite as Eq. (2), concerning the
tmincycletime which is the minimum cycle time of a compara-
torand tpd(min) is a logical time for conversion from SAR,
and tDACsettle is settling time of a DAC respectively .
IV. REGENERATIVE COMPARATOR
The sensor node in the WSN will sense the physical activity
with the help of different types of sensors and transducer.
This physical phenomenon processed and converted into the
digital form and sent it to the base station or server. The
basic block of SAR ADC in a WSN is a comparator. The
regenerative comparator is showing in Fig. 3. Which has three
stages a preamplifier stage-I, preamplifier stage-II, and Latch.
The positive feedback latch block used for fast decision with
TABLE I
COMPARISON OF REGENERATIVE AND DYNAMIC TYPE COMPARATOR
Regenerative Type Dynamic Type
Sensitivity is high to a Low sensitive
small input difference.
Static power caused by the The Dynamic power associated with
leakage current and DC charging and discharging of a
current needed for operation. variable switched capacitor.
Power dissipation is more Power dissipation is low
High speed Speed limitation due to the time delay
required to charge a capacitor
before each comparison.
More accurate Kickback charge injection causes
a significant voltage variation
affects the accuracy.
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Fig. 3. Schematic View of Proposed CMOS Regenerative Comparator.
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Fig. 4. Block Diagram of D Flip-Flop (SAR Logic)
small power and area consumption. The use of the clock pulse
can significantly improve comparator performance, speed and
low power dissipation with adjustable duty cycle. The clock
also eliminates the need for an output buffer which is used in
the level shifting the output of the preamplifier stage -II block.
A. Power control using Duty cycle
Assuming energy; E and power is a rate of change of energy
flow per unit time, the peak power, and average power for one
full period (f = 1T ) in terms of energy which are representing
in Eq.(3) and Eq. (4).
Ppeak =
E
∆t
(3)
Pavg =
E
T
(4)
The Duty Cycle is the fractional amount of time in which the
device is on during any given period is expressing in Eq.(5).
Duty − cycle = ∆t
T
(5)
Thus, the duty cycle writes as concerning of average and peak
power and it is representing in Eq.(6)
Duty − cycle = Pavg
Ppeak
(6)
B. Setup and Hold Time
The SAR logic uses a D-flip-flop structure that is shown in
Fig. 4. The input to output delay (TDtoQ) is the signal carrying
time to the input of the flip-flop. Time is taken by the flip-flop
to get the output when a clock pulse is applied. This is called
as a clock to Q delay (TClktoQ). A width of a clock pulse
is too short or long, which will violate the setup (TS) and
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hold time(TH ). These timing parameters are interdependent
and also have the non-linear behavior. That is, if hold time is
high then setup time is small or vice-versa [11].
C. Optimum Duty Cycle
The duty cycle has a direct relationship with the average
power consumed by the circuit shown in Eq. (6). A comparator
uses a clock signal, i.e., variation in the period of a clock varies
the power. The optimum duty cycle defined as the ratio of the
active or on-period to the total pulse width shown in Eq. (7).
The non-linear behavior of timing constraints (TS , TH ) will
affect the power consumption. The minimum active period in
our case, determined by considering the two scenarios with the
worst case condition. The first scenario is (TH,max, TS,min) and
second is (TH,max, TS,min). This timing constraint will insert
additional stages of a register and dissipating extra power.
Therefore, to determine the appropriate timing constraints for
a valid range is considered i.e. (TS,r, TH,r) [11] and calculated
using Eq. (7). The duty cycle for a valid range is calculated
using Eq. (8). The optimum timing constraints is calculated
using in Eq. (9) and Eq.(10) respectively for minimum and
maximum value of TS , TH . The optimum duty cycle is
calculated using Eq. (11).
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Fig. 5. Interdependent setup-hold time characteristics for 180 nm technology
[13]
Ton,r = TDtoQ + TClktoQ + TS,r + TH,r (7)
ωr =
Ton,r
Ttotal
(8)
Ton,min = TDtoQ + TClktoQ + TS,min + TH,min (9)
Ton,max = TDtoQ + TClktoQ + TS,max + TH,max (10)
ωoptimum =
Ton(optimum)
Ttotal
(11)
Where, Ton,r is a on period and ωr is a duty cycle for a
valid range. For 180 nm CMOS Process technology timing
parameters are TS = 41 ps, TH = 3.3 ps, TS,r = 139 ps, and
TH,r = 53.7 ps respectively [11]. The TS vs. TH relationship
is showing in Fig. 5 and Eq. (12) represents a line [11].
TH = −0.386TS + 72.839 (12)
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Fig. 6. Interdependent setup-clock to Q time characteristics.
for 41 ≤ TS ≤ 180 in pico-second
TclktoQ = Tclk − TS (13)
The permissible range (Tperr) for TclktoQ is determining as
the difference between clock period Tclk = 100 ns and set up
timing range.
Tperr = TclktoQ,max − TclktoQ,min (14)
Tperr = 99.95 ns− 99.82 ns
= 130 ps (15)
TclktoQ ≥ TH (16)
The hold time range is 3.3 ≤ TH≤ 57 in pico-second , hence
it is considering the hold and setup timing condition. The TS
vs. TclktoQ relationship is showing in Fig. 6 and Eq. (17)
represents a line,
TclktoQ = 0.906TS − 33.146 (17)
Therefore, the range for TclktoQ after considering the per-
missible range is 4 ≤ TclktoQ≤ 130 in pico-second. The delay
between D to Q (TDtoQ) determines TS vs. TclktoQ range.
TDtoQ,min = TClktoQ,min + TS,min
TDtoQ,min = 4 ps + 41 ps
= 45 ps (18)
TDtoQ,max = TClktoQ,max + TS,max
TDtoQ,max = 130 ps + 180 ps
= 310 ps (19)
The range for TDtoQ is 45 ≤ TDtoQ≤ 310 in pico-second.
Therefore, the duty cycle for a valid range after putting all
timing constraints into Eq. (7) and Eq. (8) is,
Ton,r,min = 45 ps + 4 ps + 139 ps + 53.7 ps
= 241.7 ps (20)
Ton,r,max = 310 ps + 130 ps + 139 ps + 53.7 ps
= 632.7 ps (21)
ωr,min% =
0.242 ns
100 ns
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= 0.24 (22)
ωr,max% =
0.633 ns
100 ns
= 0.63 (23)
The optimum value of a duty cycle is calculated after putting
all timing constraints into Eq. (9), Eq. (10) and Eq. (11),
Ton,min = 45 ps + 4 ps + 41 ps + 3.3 ps
= 93.3 ps (24)
Ton,max = 310 ps + 130 ps + 180 ps + 57 ps
= 677 ps (25)
ωmin% =
0.0933 ns
100 ns
= 0.093 (26)
ωmax% =
0.677 ns
100 ns
= 0.677 (27)
A comparator power has a direct relationship with a duty
cycle. The minimum and maximum range of a duty cycle is
find out where the power is optimum. Therefore, the optimum
region for a regenerative type comparator where minimum
power is achieved by varying the duty cycle. A transient
simulation result of a regenerative comparator is shown in Fig.
7. The output of a comparator drives the SAR logic which uses
a D-flip-flop as a fundamental building block.
 Simulation Result of Regenerative Comparator
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Fig. 7. Transient Simulation of the Regenerative Comparator
D. Calculation of regenerative time (τ ) and metastability
voltage
The output V1(Voutplus) and V2(Voutminus) at an initial
voltage and when the switch is closed at a time t = 0 is due to
the regenerative amplification properties from the metastable
state. Metastability starts at time t2 and ends at t3, i.e., resolve
time (tR) is showing in Fig. 8. and representing as Eq. (28).
The time τ to exit metastability is expressing in Eq. (29).
Voutplus = Voutminus exp
(
t2−t1
τ ) (28)
τ =
t2 − t1
ln(
Voutplus
Voutminus
)
(29)
 Timing and voltage parameters of a Comparator 
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Fig. 8. Simulation Result is showing timing and voltage parameters
 Output of Comparator (Change of state)
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Fig. 9. The output of a comparator(state change) w.r.t clock signal
Using current equations for MOS devices in the regenerative
inverters, the metastable voltage (VM ) is write as,
ID =
1
2
µ
W
L
Cox(VGS − Vth)2 (30)
IDP = IDN (31)
k = µ
(
W
L
)
Cox (32)
1
2
kp(VDD − VGS − |Vthp|)2 = 1
2
kn(VGS − Vthn)2 (33)
|Vthp| = Vthn = Vth (34)
VM =
(√
kpVDD + Vth
(√
kn −
√
kp
)
√
kn +
√
kp
)
(35)
The decision time from t1 to t3 i.e. tD is the time to attain a
stable digital voltage at the latch output which is expressing
in Eq. (36) as a sum of the propagation delay of the latch tpd
and time to resolve metastable state tR.
tD = tpd + tR (36)
From Fig. 8., t2(tD)− t1(tpd) = 17.6 ns, Voutplus =
0.697 V, Voutminus = 0.184 V, τ = 24.69 ns and VM= 0.4 V.
The output of a regenerative latch shown in Fig. 9., is
latched at moment A, the comparator has made its decision
because the comparator changes its state. Therefore, no bit
error occurs. However, if the latch clocked at moment B, bit
error due to the comparator remains in the same state and
unable to take a decision. The output of a comparator shown
in Fig. 10., have the same value indicating that the comparator
has not been able to decide which input has a high or low
voltage.
V. RESULT DISCUSSION
A regenerative type comparator is designed by controlling
the duty cycle and finding out the optimum value. The duty
cycle cannot change lower than the optimum value otherwise
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TABLE II
MEASURED PERFORMANCE SUMMARY AND COMPARISON
Parameters [10] [12] [13] This This
work work
Comparator Dyna- Dyna- Dyna- Regen- Regen-
type mic mic mic erative erative
(DC=50%) (DC=10%)
Tech. (nm) 65 130 180 180 180
Supply (V) 1 1 0.6 1 1
Resolution 8 10 10 10 10
(bit)
Fsample 50 0.001 0.1 10 10
(MS/s)
Power 30.98 µW 2 nW 15 nW 1.28 µW 298.54 nW
DC= Duty Cycle
 Output of Comparator (remains the same state)
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Fig. 10. The output of a comparator(remains the same state) w.r.t clock
signal
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Fig. 11. Duty-cycle Vs Power.
comparator is unable to take a decision. The error in the digital
logic affects the performance of ADC which used in WSN.
The sampling rate 10 MS/s set with input clock is varying from
50 % to 0.1 % duty cycle at 1 V power supply. In Fig. 11,
the range between points C (corresponds to 0.24% duty cycle)
to D (corresponds to 0.63% duty cycle) is a valid range and
the range between points E (corresponds to 0.1% duty cycle)
to F (corresponds to 0.67% duty cycle) is an optimum range.
The exponential log-normal plot of a comparator to change its
state, shown in Fig. 12., tells how fast it would come out from
metastable state voltage (VM ) to a stable digital logic voltage.
Ideally, the stable digital logic voltage is half of the sum of
a supply voltage. Table II compares the measurement results
100.3 100.4 100.5 100.6 100.7 100.8
10−1.5
10−1
10−0.5
time(t) ns
δV
V
δV
Fig. 12. The Log-normal plot of δV in an exponential region
of this work to previously published comparator used in SAR
ADC [10] − [12].
VI. CONCLUSION
A low power regenerative type comparator with adjustable
duty cycle for WSN has proposed. Such a comparator con-
sumes 298.54 nW and 1.28 µW power for 10 %, and 50 %
duty cycle, respectively at 50 MS/sec. The regenerative time
(τ ) is 264 ps is achieved using positive feed back of a latch,
which lead to increase in speed of operation and accuracy.
The proposed comparator is not only leads to an increase
in the lifetime of tiny nodes but also improves the overall
performance of analog to digital converter used in WSNs.
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